Sciweavers

92 search results - page 13 / 19
» Computing the Shortest Essential Cycle
Sort
View
ISLPED
1995
ACM
131views Hardware» more  ISLPED 1995»
13 years 11 months ago
Guarded evaluation: pushing power management to logic synthesis/design
The need to reduce the power consumption of the next generation of digital systems is clearly recognized. At the system level, power management is a very powerful technique and de...
Vivek Tiwari, Sharad Malik, Pranav Ashar
ICAI
2007
13 years 8 months ago
Mining and Dynamic Simulation of Sub-Networks from Large Biomolecular Networks
Biomolecular networks dynamically respond to stimuli and implement cellular function. Understanding these dynamic changes is the key challenge for cell biologists. As biomolecular...
Xiaohua Hu, Fang-Xiang Wu, Michael K. Ng, Bahrad A...
CCECE
2006
IEEE
14 years 1 months ago
Packet CDMA Communication without Preambles
This paper applies a segmented matched filter for acquiring chip codephase alignment in direct-sequence CDMA packet communications. This alignment is essential for decoding the sp...
Md. Sajjad Rahaman, David E. Dodds
MICRO
2006
IEEE
114views Hardware» more  MICRO 2006»
14 years 1 months ago
Authentication Control Point and Its Implications For Secure Processor Design
Secure processor architecture enables tamper-proof protection on software that addresses many difficult security problems such as reverse-engineering prevention, trusted computing...
Weidong Shi, Hsien-Hsin S. Lee
WCFLP
2005
ACM
14 years 27 days ago
A declarative debugger of incorrect answers for constraint functional-logic programs
Debugging is one of the essential parts of the software development cycle. However, the usual debugging techniques used in imperative languages such as the step by step execution ...
Rafael Caballero