Sciweavers

4401 search results - page 713 / 881
» Computing with Default Logic
Sort
View
DAC
2005
ACM
14 years 4 days ago
VLIW: a case study of parallelism verification
Parallelism in processor architecture and design imposes a verification challenge as the exponential growth in the number of execution combinations becomes unwieldy. In this paper...
Allon Adir, Yaron Arbetman, Bella Dubrov, Yossi Li...
DAC
2005
ACM
14 years 4 days ago
Prime clauses for fast enumeration of satisfying assignments to boolean circuits
Finding all satisfying assignments of a propositional formula has many applications in the design of hardware and software. An approach to this problem augments a clause-recording...
HoonSang Jin, Fabio Somenzi
DAC
2005
ACM
14 years 4 days ago
Path delay test compaction with process variation tolerance
In this paper we propose a test compaction method for path delay faults in a logic circuit. The method generates a compact set of two-pattern tests for faults on long paths select...
Seiji Kajihara, Masayasu Fukunaga, Xiaoqing Wen, T...
CONCUR
2008
Springer
13 years 12 months ago
Abstraction for Stochastic Systems by Erlang's Method of Stages
ion for Stochastic Systems by Erlang's Method of Stages Joost-Pieter Katoen1 , Daniel Klink1 , Martin Leucker2 , and Verena Wolf3 1 RWTH Aachen University 2 TU Munich 3 EPF La...
Joost-Pieter Katoen, Daniel Klink, Martin Leucker,...
REST
2010
ACM
13 years 12 months ago
A formal definition of RESTful semantic web services
In this article a formal model applying REST architectural principles to the description of semantic web services is introduced, including the discussion of its syntax and operati...
Antonio Garrote Hernández, María N. ...