Sciweavers

734 search results - page 119 / 147
» Configurable Transactional Memory
Sort
View
EUROPAR
2006
Springer
13 years 11 months ago
COPRA - A Communication Processing Architecture for Wireless Sensor Networks
Abstract. Typical sensor nodes are composed of cheap hardware because they have to be affordable in great numbers. This means that memory and communication bandwidth are small, CPU...
Reinhardt Karnapke, Jörg Nolte
VLDB
1995
ACM
214views Database» more  VLDB 1995»
13 years 11 months ago
Dynamic Multi-Resource Load Balancing in Parallel Database Systems
Parallel database systems have to support the effective parallelization of complex queries in multi-user mode, i.e. in combination with inter-query/inter-transaction parallelism. ...
Erhard Rahm, Robert Marek
CDES
2008
90views Hardware» more  CDES 2008»
13 years 9 months ago
Nanocompilation for the Cell Matrix Architecture
- The Cell Matrix Architecture is a massive array of dynamically self-configurable, uniformly connected, identical computational units. This architecture can enable efficient, prac...
Thomas Way, Rushikesh Katikar, Ch. Purushotham
ACL
2001
13 years 9 months ago
Low-cost, High-Performance Translation Retrieval: Dumber is Better
In this paper, we compare the relative effects of segment order, segmentation and segment contiguity on the retrieval performance of a translation memory system. We take a selecti...
Timothy Baldwin
COLING
2000
13 years 9 months ago
The Effects of Word Order and Segmentation on Translation Retrieval Performance
This research looks at the effects of word order and segmentation on translation retrieval performance for an experimental Japanese-English translation memory system. We implement...
Timothy Baldwin, Hozumi Tanaka