Sciweavers

734 search results - page 73 / 147
» Configurable Transactional Memory
Sort
View
IPPS
2010
IEEE
13 years 6 months ago
Efficient hardware support for the Partitioned Global Address Space
We present a novel architecture of a communication engine for non-coherent distributed shared memory systems. The shared memory is composed by a set of nodes exporting their memory...
Holger Fröning, Heiner Litz
HICSS
2008
IEEE
165views Biometrics» more  HICSS 2008»
14 years 3 months ago
CRM and Customer Portfolio Management for E-Tailers
“Don’t put all your eggs in one basket” is common wisdom with respect to financial portfolio theory. The configuration of customer portfolios with regard to appropriate risk...
Dennis Kundisch, Stefan Sackmann, Markus Ruch
DAC
2006
ACM
14 years 2 months ago
A reconfigurable design-for-debug infrastructure for SoCs
In this paper we present a Design-for-Debug (DFD) reconfigurable infrastructure for SoCs to support at-speed in-system functional debug. A distributed reconfigurable fabric insert...
Miron Abramovici, Paul Bradley, Kumar N. Dwarakana...
IJES
2008
83views more  IJES 2008»
13 years 8 months ago
Evaluating memory architectures for media applications on Coarse-grained Reconfigurable Architectures
Reconfigurable ALU Array (RAA) architectures--representing a popular class of Coarse-grained Reconfigurable Architectures--are gaining in popularity especially for media applicati...
Jong-eun Lee, Kiyoung Choi, Nikil Dutt
MSS
2000
IEEE
106views Hardware» more  MSS 2000»
14 years 1 months ago
Disk Subsystem Performance Evaluation: From Disk Drives to Storage Area Networks
Disk subsystems span the range of configuration complexity from single disk drives to large installations of disk arrays. They can be directly attached to individual computer syst...
Thomas Ruwart