Sciweavers

734 search results - page 83 / 147
» Configurable Transactional Memory
Sort
View
FCCM
2004
IEEE
141views VLSI» more  FCCM 2004»
14 years 16 days ago
Deep Packet Filter with Dedicated Logic and Read Only Memories
Searching for multiple string patterns in a stream of data is a computationally expensive task. The speed of the search pattern module determines the overall performance of deep p...
Young H. Cho, William H. Mangione-Smith
RTSS
2007
IEEE
14 years 3 months ago
Toward the Predictable Integration of Real-Time COTS Based Systems
The integration phase of real-time COTS-based systems is often problematic because when multiple tasks run concurrently, the interference at the bus level between cache fetching a...
Rodolfo Pellizzoni, Marco Caccamo
ACMMSP
2006
ACM
278views Hardware» more  ACMMSP 2006»
14 years 2 months ago
Atomicity via source-to-source translation
We present an implementation and evaluation of atomicity (also known as software transactions) for a dialect of Java. Our implementation is fundamentally different from prior work...
Benjamin Hindman, Dan Grossman
CIDR
2003
145views Algorithms» more  CIDR 2003»
13 years 10 months ago
Distributed Computing with BEA WebLogic Server
This paper surveys distributed computing techniques used in the implementation of BEA WebLogic Server. It discusses how application servers provide a distributed transactional inf...
Dean Jacobs
DATE
2010
IEEE
180views Hardware» more  DATE 2010»
14 years 1 months ago
A reconfigurable cache memory with heterogeneous banks
Abstract— The optimal size of a large on-chip cache can be different for different programs: at some point, the reduction of cache misses achieved when increasing cache size hits...
Domingo Benitez, Juan C. Moure, Dolores Rexachs, E...