Sciweavers

288 search results - page 21 / 58
» Correct Performance of Transaction Capabilities
Sort
View
HOTOS
2007
IEEE
13 years 12 months ago
Automatic Mutual Exclusion
We propose a new concurrent programming model, Automatic Mutual Exclusion (AME). In contrast to lock-based programming, and to other programming models built over software transac...
Michael Isard, Andrew Birrell
DIMVA
2010
13 years 9 months ago
Covertly Probing Underground Economy Marketplaces
Cyber-criminals around the world are using Internet-based communication channels to establish trade relationships and complete fraudulent transactions. Furthermore, they control an...
Hanno Fallmann, Gilbert Wondracek, Christian Platz...
POPL
2006
ACM
14 years 8 months ago
Autolocker: synchronization inference for atomic sections
The movement to multi-core processors increases the need for simpler, more robust parallel programming models. Atomic sections have been widely recognized for their ease of use. T...
Bill McCloskey, Feng Zhou, David Gay, Eric A. Brew...
DAC
2009
ACM
14 years 9 months ago
Energy-aware error control coding for Flash memories
The use of Flash memories in portable embedded systems is ever increasing. This is because of the multi-level storage capability that makes them excellent candidates for high dens...
Veera Papirla, Chaitali Chakrabarti
DFT
2007
IEEE
103views VLSI» more  DFT 2007»
14 years 2 months ago
Reliable Network-on-Chip Using a Low Cost Unequal Error Protection Code
The network-on-chip (NoC) paradigm is seen as a way of facilitating the integration of a large number of computational and storage blocks on a chip to meet several performance and...
Avijit Dutta, Nur A. Touba