Sciweavers

34 search results - page 5 / 7
» Cost Reduction and Evaluation of a Temporary Faults Detectin...
Sort
View
IPPS
2005
IEEE
14 years 1 months ago
Impact of Event Logger on Causal Message Logging Protocols for Fault Tolerant MPI
— Fault tolerance in MPI becomes a main issue in the HPC community. Several approaches are envisioned from user or programmer controlled fault tolerance to fully automatic fault ...
Aurelien Bouteiller, Boris Collin, Thomas Hé...
DAC
1997
ACM
13 years 12 months ago
Frequency-Domain Compatibility in Digital Filter BIST
We examine frequency-domain issues in the design and selection of on-chip test generators for built-in self-test (BIST) of highperformance digital filters. Test-generator/circuit...
Laurence Goodby, Alex Orailoglu
GI
2003
Springer
14 years 28 days ago
Evaluation of Thread-Based Virtual Duplex Systems in Embedded Environments
: Virtual duplex systems have emerged as an alternative to traditional duplex systems, trading structural for temporal redundancy. When used in dependable embedded systems, virtual...
Jörg Keller, Andreas Grävinghoff
ICST
2009
IEEE
13 years 5 months ago
Test Redundancy Measurement Based on Coverage Information: Evaluations and Lessons Learned
Measurement and detection of redundancy in test suites attempt to achieve test minimization which in turn can help reduce test maintenance costs, and to also ensure the integrity ...
Negar Koochakzadeh, Vahid Garousi, Frank Maurer
VLSID
1993
IEEE
136views VLSI» more  VLSID 1993»
13 years 11 months ago
A Simulation-Based Test Generation Scheme Using Genetic Algorithms
This paper discusses a Genetic Algorithm-based method of generating test vectorsfor detecting faults in combinational circuits. The GA-based approach combines the merits of two te...
M. Srinivas, Lalit M. Patnaik