1581 search results - page 213 / 317 » Date Warehouse Design |
148
click to vote
DATE
2007
IEEE
15 years 10 months ago
2007
IEEE
In deep submicron circuits, elevation in temperatures has brought new challenges in reliability, timing, performance, cooling costs and leakage power. Conventional thermal managem...
147
click to vote
DATE
2007
IEEE
15 years 10 months ago
2007
IEEE
We present a methodology for generating optimized architectures for data bandwidth constrained extensible processors. We describe a scalable Integer Linear Programming (ILP) formu...
DATE
2007
IEEE
15 years 10 months ago
2007
IEEE
3D integration of multiple active layers into a single chip is a viable technique that greatly reduces the length of global wires by providing vertical connections between layers....
122
click to vote
DATE
2007
IEEE
15 years 10 months ago
2007
IEEE
Field Programmable Gate Arrays (FPGAs) are important hardware platforms in various applications due to increasing design complexity and mask costs. However, as CMOS process techno...
126
click to vote
DATE
2007
IEEE
15 years 10 months ago
2007
IEEE
Conventional high-level synthesis algorithms usually employ multi-cycle operators to reduce the cycle length in order to improve the circuit performance. These operators need seve...