Sciweavers

9145 search results - page 1656 / 1829
» Description Logic Systems
Sort
View
CAV
2005
Springer
127views Hardware» more  CAV 2005»
14 years 2 months ago
Incremental and Complete Bounded Model Checking for Full PLTL
Bounded model checking is an efficient method for finding bugs in system designs. The major drawback of the basic method is that it cannot prove properties, only disprove them. R...
Keijo Heljanko, Tommi A. Junttila, Timo Latvala
CIKM
2005
Springer
14 years 2 months ago
Towards automatic association of relevant unstructured content with structured query results
Faced with growing knowledge management needs, enterprises are increasingly realizing the importance of seamlessly integrating critical business information distributed across bot...
Prasan Roy, Mukesh K. Mohania, Bhuvan Bamba, Shree...
DCOSS
2005
Springer
14 years 2 months ago
Design and Comparison of Lightweight Group Management Strategies in EnviroSuite
Tracking is one of the major applications of wireless sensor networks. EnviroSuite, as a programming paradigm, provides a comprehensive solution for programming tracking applicatio...
Liqian Luo, Tarek F. Abdelzaher, Tian He, John A. ...
DIS
2005
Springer
14 years 2 months ago
Movement Analysis of Medaka (Oryzias Latipes) for an Insecticide Using Decision Tree
Abstract. Behavioral sequences of the medaka (Oryzias latipes) were continuously investigated through an automatic image recognition system in response to medaka treated with the i...
Sengtai Lee, Jeehoon Kim, Jae-Yeon Baek, Man-Wi Ha...
FPGA
2005
ACM
105views FPGA» more  FPGA 2005»
14 years 2 months ago
Soft error rate estimation and mitigation for SRAM-based FPGAs
FPGA-based designs are more susceptible to single-event upsets (SEUs) compared to ASIC designs. Soft error rate (SER) estimation is a crucial step in the design of soft error tole...
Ghazanfar Asadi, Mehdi Baradaran Tahoori
« Prev « First page 1656 / 1829 Last » Next »