Sciweavers

110 search results - page 16 / 22
» Design, Implementation, and Performance Evaluation of Flash ...
Sort
View
HPDC
2009
IEEE
14 years 3 months ago
Exploring data reliability tradeoffs in replicated storage systems
This paper explores the feasibility of a cost-efficient storage architecture that offers the reliability and access performance characteristics of a high-end system. This architec...
Abdullah Gharaibeh, Matei Ripeanu
USS
2008
13 years 11 months ago
Selective Versioning in a Secure Disk System
Making vital disk data recoverable even in the event of OS compromises has become a necessity, in view of the increased prevalence of OS vulnerability exploits over the recent yea...
Swaminathan Sundararaman, Gopalan Sivathanu, Erez ...
FPL
2010
Springer
170views Hardware» more  FPL 2010»
13 years 6 months ago
IP Based Configurable SIMD Massively Parallel SoC
Significant advances in the field of configurable computing have enabled parallel processing within a single FieldProgrammable Gate Array (FPGA) chip. This paper presents the imple...
Mouna Baklouti, Mohamed Abid, Philippe Marquet, Je...
ICCD
1997
IEEE
90views Hardware» more  ICCD 1997»
14 years 4 days ago
TITAC-2: An asynchronous 32-bit microprocessor based on Scalable-Delay-Insensitive model
Asynchronous design has a potential of solving many difficulties, such as clock skew and power consumption, which synchronous counterpart suffers with current and future VLSI tech...
Akihiro Takamura, Masashi Kuwako, Masashi Imai, Ta...
GECCO
2007
Springer
268views Optimization» more  GECCO 2007»
14 years 2 months ago
Synthesis of analog filters on an evolvable hardware platform using a genetic algorithm
This work presents a novel approach to filter synthesis on a field programmable analog array (FPAA) architecture using a genetic algorithm (GA). First, a Matlab model of the FPA...
Joachim Becker, Stanis Trendelenburg, Fabian Henri...