Sciweavers

135 search results - page 19 / 27
» Design, layout and verification of an FPGA using automated t...
Sort
View
ICSE
2000
IEEE-ACM
13 years 11 months ago
Verification of time partitioning in the DEOS scheduler kernel
This paper describes an experiment to use the Spin model checking system to support automated verification of time partitioning in the Honeywell DEOS real-time scheduling kernel. ...
John Penix, Willem Visser, Eric Engstrom, Aaron La...
DAC
2007
ACM
13 years 11 months ago
Integrated Droplet Routing in the Synthesis of Microfluidic Biochips
Microfluidic biochips are revolutionizing many areas of biochemistry and biomedical sciences. Several synthesis tools have recently been proposed for the automated design of bioch...
Tao Xu, Krishnendu Chakrabarty
IJIT
2004
13 years 9 months ago
Modeling Biology Inspired Reactive Agents Using X-machines
Recent advances in both the testing and verification of software based on formal specifications of the system to be built have reached a point where the ideas can be applied in a p...
George Eleftherakis, Petros Kefalas, Anna Sotiriad...
CAISE
2006
Springer
13 years 11 months ago
Designing Security Requirements Models Through Planning
The quest for designing secure and trusted software has led to refined Software Engineering methodologies that rely on tools to support the design process. Automated reasoning mech...
Volha Bryl, Fabio Massacci, John Mylopoulos, Nicol...
HOST
2008
IEEE
14 years 2 months ago
Place-and-Route Impact on the Security of DPL Designs in FPGAs
—Straightforward implementations of cryptographic algorithms are known to be vulnerable to attacks aimed not at the mathematical structure of the cipher but rather at the weak po...
Sylvain Guilley, Sumanta Chaudhuri, Jean-Luc Dange...