Sciweavers

3130 search results - page 67 / 626
» Design Correctness of Digital Systems
Sort
View
ISLPED
1995
ACM
113views Hardware» more  ISLPED 1995»
15 years 7 months ago
Low delay-power product CMOS design using one-hot residue coding
: CMOS implementations of arithmetic units for One-Hot Residue encoded operands are presented. They are shown to reduce the delay-power product of conventional, fully-encoded desig...
William A. Chren Jr.
116
Voted
JSW
2008
122views more  JSW 2008»
15 years 3 months ago
Security of Distributed Digital Criminal Dossiers
Abstract-- Securely managing shared information in distributed environments across multiple organisations is a challenge. Distributed information management systems must be able to...
Martijn Warnier, Frances M. T. Brazier, Anja Oskam...
IWSOC
2003
IEEE
137views Hardware» more  IWSOC 2003»
15 years 8 months ago
Hardware Partitioning Software for Dynamically Reconfigurable SoC Design
CAD tools support is essential in the success of today digital system design methodologies. Unfortunately, most of the classical design tools do not take into account the possibil...
Philippe Brunet, Camel Tanougast, Yves Berviller, ...
138
Voted
SIGMETRICS
2010
ACM
201views Hardware» more  SIGMETRICS 2010»
15 years 8 months ago
Transparent, lightweight application execution replay on commodity multiprocessor operating systems
We present S, the first system to provide transparent, lowoverhead application record-replay and the ability to go live from replayed execution. S i...
Oren Laadan, Nicolas Viennot, Jason Nieh
139
Voted
EMSOFT
2006
Springer
15 years 7 months ago
Modeling a system controller for timing analysis
Upper bounds on worst-case execution times, which are commonly called WCET, are a prerequisite for validating the temporal correctness of tasks in a real-time system. Due to the e...
Stephan Thesing