Sciweavers

1734 search results - page 4 / 347
» Design Patterns for Reconfigurable Computing
Sort
View
IPPS
1998
IEEE
13 years 11 months ago
A Java Development and Runtime Environment for Reconfigurable Computing
Fast runtime reconfigurable hardware enables system designers to swap hardware into and out of an FPGA much as the pages of virtual memory are swapped into and out of virtual memor...
Don Davis, Michael Barr, Toby Bennett, Stephen Edw...
EDO
2006
Springer
13 years 11 months ago
REDS: a reconfigurable dispatching system
We present a new publish-subscribe middleware called REDS (REconfigurable Dispatching System) designed to tolerate dynamic reconfigurations of the dispatching infrastructure, like...
Gianpaolo Cugola, Gian Pietro Picco
DATE
2009
IEEE
115views Hardware» more  DATE 2009»
14 years 2 months ago
Toward a runtime system for reconfigurable computers: A virtualization approach
—In this paper we propose a virtualization layer to handle the program execution on reconfigurable computers in order to address one of their biggest problems which is the manage...
Mojtaba Sabeghi, Koen Bertels
ISCAS
2003
IEEE
129views Hardware» more  ISCAS 2003»
14 years 23 days ago
SONICmole: a debugging environment for the UltraSONIC reconfigurable computer
Reconfigurable Computers based on a combination of conventional microprocessors and Field Programmable Gate Arrays (FPGAs) presents new challenges to designers. Debugging on such ...
Theerayod Wiangtong, Chun Te Ewe, Peter Y. K. Cheu...
HPCA
2009
IEEE
14 years 8 months ago
Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy
Cache hierarchies in future many-core processors are expected to grow in size and contribute a large fraction of overall processor power and performance. In this paper, we postula...
Niti Madan, Li Zhao, Naveen Muralimanohar, Anirudd...