Sciweavers

605 search results - page 29 / 121
» Design Principles for Combiners with Memory
Sort
View
VISSYM
2007
13 years 11 months ago
Multiscale Visualization of Dynamic Software Logs
We present a set of techniques and design principles for the visualization of large dynamic software logs consisting of attributed change events, such as obtained from instrumenti...
Sergio Moreta, Alexandru Telea
EMSOFT
2006
Springer
14 years 10 days ago
A superblock-based flash translation layer for NAND flash memory
In NAND flash-based storage systems, an intermediate software layer called a flash translation layer (FTL) is usually employed to hide the erase-before-write characteristics of NA...
Jeong-Uk Kang, Heeseung Jo, Jinsoo Kim, Joonwon Le...
ICPADS
2006
IEEE
14 years 2 months ago
Memory and Network Bandwidth Aware Scheduling of Multiprogrammed Workloads on Clusters of SMPs
Symmetric Multiprocessors (SMPs), combined with modern interconnection technologies are commonly used to build cost-effective compute clusters. However, contention among processor...
Evangelos Koukis, Nectarios Koziris
ICCAD
2007
IEEE
92views Hardware» more  ICCAD 2007»
14 years 5 months ago
Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays
Several technologies with sub-lithographic features are targeting the fabrication of crossbar memories in which the nanowire decoder is playing a major role. In this paper, we sug...
M. Haykel Ben Jamaa, Kirsten E. Moselund, David At...
MIDDLEWARE
2010
Springer
13 years 7 months ago
Automatically Generating Symbolic Prefetches for Distributed Transactional Memories
Abstract. Developing efficient distributed applications while managing complexity can be challenging. Managing network latency is a key challenge for distributed applications. We ...
Alokika Dash, Brian Demsky