870 search results - page 111 / 174 » Design Tradeoffs for SSD Performance |
133
click to vote
FPL
2008
Springer
15 years 5 months ago
2008
Springer
This paper presents the design and implementation of BORPH's kernel file system layer that provides FPGA processes direct access to the general file system. Using a semantics...
158
click to vote
ICMI
2007
Springer
15 years 10 months ago
2007
Springer
Adding expressive haptic feedback to mobile devices has great potential to improve their usability, particularly in multitasking situations where one’s visual attention is requi...
109
click to vote
FPGA
2004
ACM
15 years 9 months ago
2004
ACM
In this work, we parameterize and explore the interconnect structure of pipelined FPGAs. Specifically, we explore the effects of interconnect register population, length of regist...
128
click to vote
ICCAD
1993
IEEE
1993
IEEE
Hardware/software resolution of pipeline hazards in pipeline synthesis of instruction set processors
15 years 8 months ago
— One major problem in pipeline synthesis is the detection and resolution of pipeline hazards. In this paper we present a new solution to the problem in the domain of pipelined a...
172
Voted
ISCA
2012
IEEE
13 years 6 months ago
2012
IEEE
Data-race freedom is a valuable safety property for multithreaded programs that helps with catching bugs, simplifying memory consistency model semantics, and verifying and enforci...