Sciweavers

870 search results - page 164 / 174
» Design Tradeoffs for SSD Performance
Sort
View
MICRO
2002
IEEE
97views Hardware» more  MICRO 2002»
14 years 3 months ago
Three extensions to register integration
Register integration (or just integration) is a register renaming discipline that implements instruction reuse via physical register sharing. Initially developed to perform squash...
Vlad Petric, Anne Bracy, Amir Roth
ICC
2000
IEEE
241views Communications» more  ICC 2000»
14 years 2 months ago
Power Management for Throughput Enhancement in Wireless Ad-Hoc Networks
—In this paper we introduce the notion of power management within the context of wireless ad-hoc networks. More specifically, we investigate the effects of using different trans...
Tamer A. ElBatt, Srikanth V. Krishnamurthy, Dennis...
HPCA
1998
IEEE
14 years 2 months ago
PRISM: An Integrated Architecture for Scalable Shared Memory
This paper describes PRISM, a distributed sharedmemory architecture that relies on a tightly integrated hardware and operating system design for scalable and reliable performance....
Kattamuri Ekanadham, Beng-Hong Lim, Pratap Pattnai...
ANCS
2006
ACM
14 years 1 months ago
Packet classification using coarse-grained tuple spaces
While the problem of high performance packet classification has received a great deal of attention in recent years, the research community has yet to develop algorithmic methods t...
Haoyu Song, Jonathan S. Turner, Sarang Dharmapurik...
ADBIS
1995
Springer
155views Database» more  ADBIS 1995»
14 years 1 months ago
The MaStA I/O Cost Model and its Validation Strategy
Crash recovery in database systems aims to provide an acceptable level of protection from failure at a given engineering cost. A large number of recovery mechanisms are known, and...
S. Scheuerl, Richard C. H. Connor, Ronald Morrison...