Sciweavers

870 search results - page 71 / 174
» Design Tradeoffs for SSD Performance
Sort
View
ISCA
1997
IEEE
135views Hardware» more  ISCA 1997»
14 years 2 months ago
The Design and Analysis of a Cache Architecture for Texture Mapping
The effectiveness of texture mapping in enhancing the realism of computer generated imagery has made support for real-time texture mapping a critical part of graphics pipelines. D...
Ziyad S. Hakura, Anoop Gupta
CORR
2002
Springer
156views Education» more  CORR 2002»
13 years 10 months ago
Mapping the Gnutella Network: Properties of Large-Scale Peer-to-Peer Systems and Implications for System Design
Despite recent excitement generated by the peer-to-peer (P2P) paradigm and the surprisingly rapid deployment of some P2P applications, there are few quantitative evaluations of P2...
Matei Ripeanu, Ian T. Foster, Adriana Iamnitchi
SIGECOM
2004
ACM
129views ECommerce» more  SIGECOM 2004»
14 years 3 months ago
Evaluating example-based search tools
A crucial element in consumer electronic commerce is a catalog tool that not only finds the product for the user, but also convinces him that he has made the best choice. To do th...
Pearl Huan Z. Pu, Pratyush Kumar
IPPS
1999
IEEE
14 years 2 months ago
Experimental Evaluation of QSM, a Simple Shared-Memory Model
Parallel programming models should attempt to satisfy two conflicting goals. On one hand, they should hide architectural details so that algorithm designers can write simple, port...
Brian Grayson, Michael Dahlin, Vijaya Ramachandran
FCCM
2008
IEEE
133views VLSI» more  FCCM 2008»
13 years 12 months ago
Runtime Filesystem Support for Reconfigurable FPGA Hardware Processes in BORPH
This paper presents the design of BORPH's file system layer for FPGA-based reconfigurable computers. BORPH provides user FPGA designs that execute as hardware processes acces...
Hayden Kwok-Hay So, Robert W. Brodersen