Sciweavers

1084 search results - page 70 / 217
» Design and Evaluation of a Selective Compressed Memory Syste...
Sort
View
IEEEPACT
1998
IEEE
15 years 8 months ago
Origin 2000 Design Enhancements for Communication Intensive Applications
The SGI Origin 2000 is designedto support a wide range of applications and has low local and remote memory latencies. However, it often has a high ratio of remote to local misses....
Gheith A. Abandah, Edward S. Davidson
VTC
2008
IEEE
107views Communications» more  VTC 2008»
15 years 10 months ago
On the Performance of Selection Relaying
—Interest in selection relaying is growing. The recent developments in this area have largely focused on information theoretic analyses such as outage performance. Some of these ...
Abdulkareem Adinoyi, Yijia Fan, Halim Yanikomerogl...
RTAS
2010
IEEE
15 years 2 months ago
DARTS: Techniques and Tools for Predictably Fast Memory Using Integrated Data Allocation and Real-Time Task Scheduling
—Hardware-managed caches introduce large amounts of timing variability, complicating real-time system design. One alternative is a memory system with scratchpad memories which im...
Sangyeol Kang, Alexander G. Dean
ISCA
2010
IEEE
305views Hardware» more  ISCA 2010»
15 years 9 months ago
Rethinking DRAM design and organization for energy-constrained multi-cores
DRAM vendors have traditionally optimized the cost-perbit metric, often making design decisions that incur energy penalties. A prime example is the overfetch feature in DRAM, wher...
Aniruddha N. Udipi, Naveen Muralimanohar, Niladris...
SIGMETRICS
1991
ACM
15 years 7 months ago
Implementing Stack Simulation for Highly-Associative Memories
Prior to this work, all implementations of stack simulation [MGS70] required more than linear time to process an address trace. In particular these implementations are often slow ...
Yul H. Kim, Mark D. Hill, David A. Wood