Sciweavers

254 search results - page 36 / 51
» Design and VLSI Implementation of a Unified Synapse-Neuron A...
Sort
View
FCCM
2009
IEEE
171views VLSI» more  FCCM 2009»
14 years 3 months ago
Accelerating SPICE Model-Evaluation using FPGAs
—Single-FPGA spatial implementations can provide an order of magnitude speedup over sequential microprocessor implementations for data-parallel, floating-point computation in SP...
Nachiket Kapre, André DeHon
CGF
2010
105views more  CGF 2010»
13 years 8 months ago
Streaming-Enabled Parallel Dataflow Architecture for Multicore Systems
We propose a new framework design for exploiting multi-core architectures in the context of visualization dataflow systems. Recent hardware advancements have greatly increased the...
Huy T. Vo, Daniel K. Osmari, Brian Summa, Jo&atild...
JWSR
2008
241views more  JWSR 2008»
13 years 8 months ago
A Model-Driven Development Framework for Non-Functional Aspects in Service Oriented Architecture
: Service Oriented Architecture (SOA) is an emerging style of software architectures to reuse and integrate existing systems for designing new applications. Each application is des...
Hiroshi Wada, Junichi Suzuki, Katsuya Oba
VLSID
2008
IEEE
128views VLSI» more  VLSID 2008»
14 years 9 months ago
Addressing the Challenges of Synchronization/Communication and Debugging Support in Hardware/Software Cosimulation
With increasing adoption of Electronic System Level (ESL) tools, effective design and validation time has reduced to a considerable extent. Cosimulation is found to be a principal...
Banit Agrawal, Timothy Sherwood, Chulho Shin, Simo...
CF
2006
ACM
14 years 2 months ago
A nano-scale reconfigurable mesh with spin waves
In this paper, we present a nano-scale reconfigurable mesh that is interconnected with ferromagnetic spin-wave buses. The architecture described here, while requiring the same num...
Mary Mehrnoosh Eshaghian-Wilner, Alexander Khitun,...