Sciweavers

254 search results - page 44 / 51
» Design and VLSI Implementation of a Unified Synapse-Neuron A...
Sort
View
CASES
2009
ACM
14 years 2 days ago
Complete nanowire crossbar framework optimized for the multi-spacer patterning technique
Nanowire crossbar circuits are an emerging architectural paradigm that promises a higher integration density and an improved fault-tolerance due to its reconfigurability. In this...
M. Haykel Ben Jamaa, Gianfranco Cerofolini, Yusuf ...
VLSID
2001
IEEE
144views VLSI» more  VLSID 2001»
14 years 7 months ago
Next Generation Network Processors
Networking hardware manufacturers face the dual demands of supporting ever increasing bandwidth requirements, while also delivering new features, such as the ability to implement ...
Deepak Kataria
SEM
2004
Springer
14 years 22 days ago
PlanetSim: A New Overlay Network Simulation Framework
Abstract. Current research in peer to peer systems is lacking appropriate environments for simulation and experimentation of large scale overlay services. This has led to a plethor...
Pedro García López, Carles Pairot, R...
ARVLSI
1997
IEEE
104views VLSI» more  ARVLSI 1997»
13 years 11 months ago
A High-Speed Asynchronous Decompression Circuit for Embedded Processors
This paper describes the architecture and implementation of a high-speed decompression engine for embedded processors. The engine is targeted to processors where embedded programs...
Martin Benes, Andrew Wolfe, Steven M. Nowick
SBCCI
2005
ACM
98views VLSI» more  SBCCI 2005»
14 years 29 days ago
Mapping embedded systems onto NoCs: the traffic effect on dynamic energy estimation
This work addresses the problem of application mapping in networks-on-chip (NoCs). It explores the importance of characterizing network traffic to effectively predict NoC energy c...
José Carlos S. Palma, César A. M. Ma...