Sciweavers

620 search results - page 52 / 124
» Design and evaluation of an auto-memoization processor
Sort
View
CODES
2009
IEEE
15 years 11 months ago
On compile-time evaluation of process partitioning transformations for Kahn process networks
Kahn Process Networks is an appealing model of computation for programming and mapping applications onto multi-processor platforms. Autonomous processes communicate through unboun...
Sjoerd Meijer, Hristo Nikolov, Todor Stefanov
CASES
2006
ACM
15 years 10 months ago
Automatic performance model construction for the fast software exploration of new hardware designs
Developing an optimizing compiler for a newly proposed architecture is extremely difficult when there is only a simulator of the machine available. Designing such a compiler requ...
John Cavazos, Christophe Dubach, Felix V. Agakov, ...
VLDB
2004
ACM
102views Database» more  VLDB 2004»
15 years 9 months ago
PIVOT and UNPIVOT: Optimization and Execution Strategies in an RDBMS
PIVOT and UNPIVOT, two operators on tabular data that exchange rows and columns, enable data transformations useful in data modeling, data analysis, and data presentation. They ca...
Conor Cunningham, Goetz Graefe, César A. Ga...
COMPSEC
2008
116views more  COMPSEC 2008»
15 years 4 months ago
Enforcing memory policy specifications in reconfigurable hardware
While general-purpose processor based systems are built to enforce memory protection to prevent the unintended sharing of data between processes, current systems built around reco...
Ted Huffmire, Timothy Sherwood, Ryan Kastner, Timo...
ASPLOS
2011
ACM
14 years 7 months ago
Hybrid NOrec: a case study in the effectiveness of best effort hardware transactional memory
Transactional memory (TM) is a promising synchronization mechanism for the next generation of multicore processors. Best-effort Hardware Transactional Memory (HTM) designs, such a...
Luke Dalessandro, François Carouge, Sean Wh...