Sciweavers

4138 search results - page 45 / 828
» Design and implementation of a network simulation system
Sort
View
NOCS
2007
IEEE
14 years 2 months ago
Implementation and Evaluation of a Dynamically Routed Processor Operand Network
— Microarchitecturally integrated on-chip networks, or micronets, are candidates to replace busses for processor component interconnect in future processor designs. For micronets...
Paul Gratz, Karthikeyan Sankaralingam, Heather Han...
WSC
1997
13 years 9 months ago
A Virtual PNNI Network Testbed
We describe our experiences designing and implementing a virtual PNNI network testbed. The network elements and signaling protocols modeled are consistent with the ATM Forum PNNI ...
Kalyan S. Perumalla, Matthew Andrews, Sandeep N. B...
EUROPAR
2005
Springer
14 years 2 months ago
INSEE: An Interconnection Network Simulation and Evaluation Environment
In this paper we introduce INSEE, an environment to help in the design of interconnection networks for parallel computing systems. It contains two basic modules: a system to genera...
Francisco Javier Ridruejo Perez, José Migue...
IWCMC
2010
ACM
13 years 10 months ago
Packet level scheduling schemes for multi-user MIMO systems with beamforming
We investigate the packet-level scheduling for the downlink of multiple-input multiple-output (MIMO) multi-user systems using beamforming. We consider the traffic arrival process ...
Masoomeh Torabzadeh, Wessam Ajib
DATE
2006
IEEE
101views Hardware» more  DATE 2006»
14 years 2 months ago
Design with race-free hardware semantics
Most hardware description languages do not enforce determinacy, meaning that they may yield races. Race conditions pose a problem for the implementation, verification, and validat...
Patrick Schaumont, Sandeep K. Shukla, Ingrid Verba...