Sciweavers

7179 search results - page 1410 / 1436
» Design for Product Adaptability
Sort
View
USENIX
2007
13 years 10 months ago
Virtual Machine Memory Access Tracing with Hypervisor Exclusive Cache
Virtual machine (VM) memory allocation and VM consolidation can benefit from the prediction of VM page miss rate at each candidate memory size. Such prediction is challenging for...
Pin Lu, Kai Shen
ANCS
2008
ACM
13 years 10 months ago
A programmable architecture for scalable and real-time network traffic measurements
Accurate and real-time traffic measurement is becoming increasingly critical for large variety of applications including accounting, bandwidth provisioning and security analysis. ...
Faisal Khan, Lihua Yuan, Chen-Nee Chuah, Soheil Gh...
ASPLOS
2008
ACM
13 years 10 months ago
Streamware: programming general-purpose multicore processors using streams
Recently, the number of cores on general-purpose processors has been increasing rapidly. Using conventional programming models, it is challenging to effectively exploit these core...
Jayanth Gummaraju, Joel Coburn, Yoshio Turner, Men...
ATAL
2008
Springer
13 years 10 months ago
A context-aware personal desktop assistant
We demonstrate an intelligent personal assistant agent that has been developed to aid a busy knowledge worker in managing time commitments and performing tasks. The PExA agent dra...
Hung Hai Bui, Federico Cesari, Daniel Elenius, Dav...
ISCA
2010
IEEE
222views Hardware» more  ISCA 2010»
13 years 10 months ago
Cohesion: a hybrid memory model for accelerators
Two broad classes of memory models are available today: models with hardware cache coherence, used in conventional chip multiprocessors, and models that rely upon software to mana...
John H. Kelm, Daniel R. Johnson, William Tuohy, St...
« Prev « First page 1410 / 1436 Last » Next »