Sciweavers

343 search results - page 42 / 69
» Design methodology for IRA codes
Sort
View
IJES
2008
76views more  IJES 2008»
13 years 10 months ago
SoC multiprocessor debugging and synchronisation using generic dynamic-connect debugger frontends
: Current and future SoC designs will contain an increasing number of programmable units. To be able to tailor and debug these processors in their system context at the highest pos...
Andreas Wieferink, Tim Kogel, Olaf Zerres, Rainer ...
CHI
2007
ACM
14 years 10 months ago
Let's go to the whiteboard: how and why software developers use drawings
Software developers are rooted in the written form of their code, yet they often draw diagrams representing their code. Unfortunately, we still know little about how and why they ...
Mauro Cherubini, Gina Venolia, Robert DeLine, Andr...
CODES
2003
IEEE
14 years 3 months ago
A low power scheduler using game theory
In this paper, we describe a new methodology based on game theory for minimizing the average power of a circuit during scheduling in behavioral synthesis. The problem of schedulin...
N. Ranganathan, Ashok K. Murugavel
CODES
1996
IEEE
14 years 2 months ago
Uninterpreted Co-Simulation for Performance Evaluation of Hw/Sw Systems
Performance modeling and evaluation of embedded hardware/software systems is important to help the CoDesign process. The hardware/software partitioning needs to be evaluated befor...
Jean Paul Calvez, Dominique Heller, Olivier Pasqui...
GECCO
2006
Springer
206views Optimization» more  GECCO 2006»
14 years 1 months ago
A dynamically constrained genetic algorithm for hardware-software partitioning
In this article, we describe the application of an enhanced genetic algorithm to the problem of hardware-software codesign. Starting from a source code written in a high-level lan...
Pierre-André Mudry, Guillaume Zufferey, Gia...