Sciweavers

253 search results - page 42 / 51
» Design of a logic element for implementing an asynchronous F...
Sort
View
FCCM
2011
IEEE
241views VLSI» more  FCCM 2011»
12 years 11 months ago
Multilevel Granularity Parallelism Synthesis on FPGAs
— Recent progress in High-Level Synthesis (HLS) es has helped raise the abstraction level of FPGA programming. However implementation and performance evaluation of the HLS-genera...
Alexandros Papakonstantinou, Yun Liang, John A. St...
FPL
2005
Springer
137views Hardware» more  FPL 2005»
14 years 1 months ago
Bitwise Optimised CAM for Network Intrusion Detection Systems
String pattern matching is a computationally expensive task, and when implemented in hardware, it can consume a large amount of resources for processing and storage. This paper pr...
Sherif Yusuf, Wayne Luk
DAC
2003
ACM
14 years 8 months ago
Optimal integer delay budgeting on directed acyclic graphs
Delay budget is an excess delay each component of a design can tolerate under a given timing constraint. Delay budgeting has been widely exploited to improve the design quality. W...
Elaheh Bozorgzadeh, Soheil Ghiasi, Atsushi Takahas...
SIGCOMM
2009
ACM
14 years 2 months ago
A local knowledge base for service oriented access network selection
Service oriented access in a multi-application, multi-access network environment poses interesting research challenges. One of these challenges refers to cross-layer interoperabil...
Carolina Fortuna, Mihael Mohorcic
LOPSTR
2005
Springer
14 years 1 months ago
Declarative Programming with Function Patterns
We propose an extension of functional logic languages that allows the definition of operations with patterns containing other defined operation symbols. Such “function patterns...
Sergio Antoy, Michael Hanus