Sciweavers

168 search results - page 5 / 34
» Design with race-free hardware semantics
Sort
View
EUROMICRO
1998
IEEE
13 years 11 months ago
System Level Modelling for Hardware/Software Systems
Industry is facing a crisis in the design of complex hardware/software systems. Due to the increasing complexity, the gap between the generation of a product idea and the realisat...
Jeroen Voeten, P. H. A. van der Putten, Marc Geile...
CHARME
2001
Springer
117views Hardware» more  CHARME 2001»
14 years 1 days ago
A Higher-Level Language for Hardware Synthesis
We describe SAFL+: a call-by-value, parallel language in the style of ML which combines imperative, concurrent and functional programming. Synchronous channels allow communication ...
Richard Sharp, Alan Mycroft
ENGL
2008
100views more  ENGL 2008»
13 years 7 months ago
HIDE+: A Logic Based Hardware Development Environment
With the advent of System-On-Chip (SOC) technology, there is a pressing need to enhance the quality of ools available and increase the level of abstraction at which hardware is des...
Abdsamad Benkrid, Khaled Benkrid
HVC
2007
Springer
107views Hardware» more  HVC 2007»
14 years 1 months ago
On the Characterization of Until as a Fixed Point Under Clocked Semantics
Modern hardware designs are typically based on multiple clocks. While a singly-clocked hardware design is easily described in standard temporal logics, describing a multiply-clocke...
Dana Fisman
POPL
2007
ACM
14 years 7 months ago
Geometry of synthesis: a structured approach to VLSI design
We propose a new technique for hardware synthesis from higherorder functional languages with imperative features based on Reynolds's Syntactic Control of Interference. The re...
Dan R. Ghica