Sciweavers

2945 search results - page 463 / 589
» Designing and Implementing Malicious Hardware
Sort
View
RTSS
2006
IEEE
16 years 5 days ago
Run-Time Services for Hybrid CPU/FPGA Systems on Chip
Modern FPGA devices, which include (multiple) processor core(s) as diffused IP on the silicon die, provide an excellent platform for developing custom multiprocessor systems-on-pr...
Jason Agron, Wesley Peck, Erik Anderson, David L. ...
CF
2010
ACM
15 years 11 months ago
On-chip communication and synchronization mechanisms with cache-integrated network interfaces
Per-core local (scratchpad) memories allow direct inter-core communication, with latency and energy advantages over coherent cache-based communication, especially as CMP architect...
Stamatis G. Kavadias, Manolis Katevenis, Michail Z...
HPDC
2010
IEEE
15 years 7 months ago
XCo: explicit coordination to prevent network fabric congestion in cloud computing cluster platforms
Large cluster-based cloud computing platforms increasingly use commodity Ethernet technologies, such as Gigabit Ethernet, 10GigE, and Fibre Channel over Ethernet (FCoE), for intra...
Vijay Shankar Rajanna, Smit Shah 0002, Anand Jahag...
211
Voted
SIGMETRICS
2008
ACM
214views Hardware» more  SIGMETRICS 2008»
15 years 6 months ago
HMTT: a platform independent full-system memory trace monitoring system
Memory trace analysis is an important technology for architecture research, system software (i.e., OS, compiler) optimization, and application performance improvements. Many appro...
Yungang Bao, Mingyu Chen, Yuan Ruan, Li Liu, Jianp...
184
Voted
CODES
2007
IEEE
16 years 16 days ago
Ensuring secure program execution in multiprocessor embedded systems: a case study
Multiprocessor SoCs are increasingly deployed in embedded systems with little or no security features built in. Code Injection attacks are one of the most commonly encountered sec...
Krutartha Patel, Sridevan Parameswaran, Seng Lin S...