Sciweavers

2945 search results - page 524 / 589
» Designing and Implementing Malicious Hardware
Sort
View
TAICPART
2006
IEEE
131views Education» more  TAICPART 2006»
15 years 10 months ago
Bogor: A Flexible Framework for Creating Software Model Checkers
Model checking has proven to be an effective technology for verification and debugging in hardware and more recently in software domains. With the proliferation of multicore arch...
Robby, Matthew B. Dwyer, John Hatcliff
101
Voted
VTC
2006
IEEE
102views Communications» more  VTC 2006»
15 years 10 months ago
Backward Compatible Modulation Schemes for Improving Spectrum Efficiency in DAB Systems
In this study, a new physical layer transmission technique is proposed with the spectrum efficiency up to two times of that of the Eureka-147 DAB system. The proposed technique com...
Chih-Yang Kao, Ming-Chien Tseng, Ching-Yung Chen, ...
ACL2
2006
ACM
15 years 10 months ago
A SAT-based procedure for verifying finite state machines in ACL2
We describe a new procedure for verifying ACL2 properties about finite state machines (FSMs) using satisfiability (SAT) solving. We present an algorithm for converting ACL2 conj...
Warren A. Hunt Jr., Erik Reeber
ISLPED
2006
ACM
100views Hardware» more  ISLPED 2006»
15 years 10 months ago
Selective writeback: exploiting transient values for energy-efficiency and performance
Today’s superscalar microprocessors use large, heavily-ported physical register files (RFs) to increase the instruction throughput. The high complexity and power dissipation of ...
Deniz Balkan, Joseph J. Sharkey, Dmitry Ponomarev,...
ISLPED
2006
ACM
105views Hardware» more  ISLPED 2006»
15 years 10 months ago
Reducing power through compiler-directed barrier synchronization elimination
Interprocessor synchronization, while extremely important for ensuring execution correctness, can be very costly in terms of both power and performance overheads. Unfortunately, m...
Mahmut T. Kandemir, Seung Woo Son