Sciweavers

2945 search results - page 525 / 589
» Designing and Implementing Malicious Hardware
Sort
View
IEEEPACT
2005
IEEE
15 years 10 months ago
Characterization of TCC on Chip-Multiprocessors
Transactional Coherence and Consistency (TCC) is a novel coherence scheme for shared memory multiprocessors that uses programmer-defined transactions as the fundamental unit of p...
Austen McDonald, JaeWoong Chung, Hassan Chafi, Chi...
IPPS
2005
IEEE
15 years 10 months ago
Stream PRAM
Parallel random access memory, or PRAM, is a now venerable model of parallel computation that that still retains its usefulness for the design and analysis of parallel algorithms....
Darrell R. Ulm, Michael Scherger
ISCAS
2005
IEEE
146views Hardware» more  ISCAS 2005»
15 years 10 months ago
A novel approach for network on chip emulation
— Current Systems-On-Chip execute applications that demand extensive parallel processing. Networks-On-Chip (NoC) provide a structured way of realizing interconnections on silicon...
Nicolas Genko, David Atienza, Giovanni De Micheli,...
VRST
2005
ACM
15 years 10 months ago
A practical system for laser pointer interaction on large displays
Much work has been done on the development of laser pointers as interaction devices. Typically a camera captures images of a display surface and extracts a laser pointer dot locat...
Benjamin A. Ahlborn, David Thompson, Oliver Kreylo...
ATVA
2005
Springer
132views Hardware» more  ATVA 2005»
15 years 10 months ago
Flat Counter Automata Almost Everywhere!
Abstract. This paper argues that flatness appears as a central notion in the verification of counter automata. A counter automaton is called flat when its control graph can be ...
Jérôme Leroux, Grégoire Sutre