Sciweavers

2945 search results - page 87 / 589
» Designing and Implementing Malicious Hardware
Sort
View
MICRO
2008
IEEE
118views Hardware» more  MICRO 2008»
15 years 10 months ago
Notary: Hardware techniques to enhance signatures
Hardware signatures have been recently proposed as an efficient mechanism to detect conflicts amongst concurrently running transactions in transactional memory systems (e.g., Bulk...
Luke Yen, Stark C. Draper, Mark D. Hill
ASPLOS
2011
ACM
14 years 8 months ago
Hardware acceleration of transactional memory on commodity systems
The adoption of transactional memory is hindered by the high overhead of software transactional memory and the intrusive design changes required by previously proposed TM hardware...
Jared Casper, Tayo Oguntebi, Sungpack Hong, Nathan...
ISCC
2005
IEEE
107views Communications» more  ISCC 2005»
15 years 10 months ago
FTSE: The FNP-Like TCAM Searching Engine
As the Internet grows at a very rapid pace, so does the incidence of attack events and documented unlawful intrusions. The Network Intrusion Detection Systems (NIDSes) are designe...
Rong-Tai Liu, Chia-Nan Kao, Hung-Shen Wu, Ming-Cha...
VLSISP
2008
145views more  VLSISP 2008»
15 years 4 months ago
Area, Delay, and Power Characteristics of Standard-Cell Implementations of the AES S-Box
Cryptographic substitution boxes (S-boxes) are an integral part of modern block ciphers like the Advanced Encryption Standard (AES). There exists a rich literature devoted to the ...
Stefan Tillich, Martin Feldhofer, Thomas Popp, Joh...
VEE
2012
ACM
187views Virtualization» more  VEE 2012»
13 years 12 months ago
DDGacc: boosting dynamic DDG-based binary optimizations through specialized hardware support
Dynamic Binary Translators (DBT) and Dynamic Binary Optimization (DBO) by software are used widely for several reasons including performance, design simplification and virtualiza...
Demos Pavlou, Enric Gibert, Fernando Latorre, Anto...