Sciweavers

31 search results - page 4 / 7
» Designing packet buffers for router linecards
Sort
View
MASCOTS
2004
13 years 8 months ago
An Optimisation Model for a Two-Node Router Network
Architectural designs for routers and networks of routers to support mobile communication are analysed for their end-to-end performance using a simple Markov model. In view of the...
Nalan Gülpinar, Peter G. Harrison, Berç...
ICPP
2002
IEEE
13 years 11 months ago
Design and Evaluation of Scalable Switching Fabrics for High-Performance Routers
This work considers switching fabrics with distributed packet routing to achieve high scalability and low costs. The considered switching fabrics are based on a multistage structu...
Nian-Feng Tzeng, Ravi C. Batchu
TVLSI
2008
157views more  TVLSI 2008»
13 years 6 months ago
Scalable QoS-Aware Memory Controller for High-Bandwidth Packet Memory
This paper proposes a high-performance scalable quality-of-service (QoS)-aware memory controller for the packet memory where packet data are stored in network routers. A major chal...
Hyuk-Jun Lee, Eui-Young Chung
INFOCOM
2007
IEEE
14 years 1 months ago
Congestion Control for Small Buffer High Speed Networks
— There is growing interest in designing high speed routers with small buffers that store only tens of packets. Recent studies suggest that TCP NewReno, with the addition of a pa...
Yu Gu, Donald F. Towsley, C. V. Hollot, Honggang Z...
MICRO
2008
IEEE
131views Hardware» more  MICRO 2008»
14 years 1 months ago
Token flow control
As companies move towards many-core chips, an efficient onchip communication fabric to connect these cores assumes critical importance. To address limitations to wire delay scala...
Amit Kumar 0002, Li-Shiuan Peh, Niraj K. Jha