Sciweavers

7379 search results - page 1410 / 1476
» Distributed vector architectures
Sort
View
ICS
2009
Tsinghua U.
14 years 3 months ago
Combining thread level speculation helper threads and runahead execution
With the current trend toward multicore architectures, improved execution performance can no longer be obtained via traditional single-thread instruction level parallelism (ILP), ...
Polychronis Xekalakis, Nikolas Ioannou, Marcelo Ci...
PAM
2009
Springer
14 years 3 months ago
Revisiting Route Caching: The World Should Be Flat
Internet routers’ forwarding tables (FIBs), which must be stored in expensive fast memory for high-speed packet forwarding, are growing quickly in size due to increased multihomi...
Changhoon Kim, Matthew Caesar, Alexandre Gerber, J...
CCGRID
2009
IEEE
14 years 3 months ago
The Eucalyptus Open-Source Cloud-Computing System
Cloud computing systems fundamentally provide access to large pools of data and computational resources through a variety of interfaces similar in spirit to existing grid and HPC ...
Daniel Nurmi, Richard Wolski, Chris Grzegorczyk, G...
CCGRID
2009
IEEE
14 years 3 months ago
Natively Supporting True One-Sided Communication in
As high-end computing systems continue to grow in scale, the performance that applications can achieve on such large scale systems depends heavily on their ability to avoid explic...
Gopalakrishnan Santhanaraman, Pavan Balaji, K. Gop...
DSD
2009
IEEE
118views Hardware» more  DSD 2009»
14 years 3 months ago
Internet-Router Buffered Crossbars Based on Networks on Chip
—The scalability and performance of the Internet depends critically on the performance of its packet switches. Current packet switches are based on single-hop crossbar fabrics, w...
Kees Goossens, Lotfi Mhamdi, Iria Varela Senin
« Prev « First page 1410 / 1476 Last » Next »