Sciweavers

1815 search results - page 252 / 363
» Dynamic Power Management Using Data Buffers
Sort
View
ASPLOS
2012
ACM
12 years 5 months ago
DreamWeaver: architectural support for deep sleep
Numerous data center services exhibit low average utilization leading to poor energy efficiency. Although CPU voltage and frequency scaling historically has been an effective mea...
David Meisner, Thomas F. Wenisch
ICCD
2007
IEEE
100views Hardware» more  ICCD 2007»
14 years 6 months ago
VOSCH: Voltage scaled cache hierarchies
The cache hierarchy of state-of-the-art—especially multicore—microprocessors consumes a significant amount of area and energy. A significant amount of research has been devo...
Weng-Fai Wong, Cheng-Kok Koh, Yiran Chen, Hai Li
PC
2012
228views Management» more  PC 2012»
12 years 5 months ago
DAGuE: A generic distributed DAG engine for High Performance Computing
— The frenetic development of the current architectures places a strain on the current state-of-the-art programming environments. Harnessing the full potential of such architectu...
George Bosilca, Aurelien Bouteiller, Anthony Danal...
SENSYS
2003
ACM
14 years 2 months ago
Taming the underlying challenges of reliable multihop routing in sensor networks
The dynamic and lossy nature of wireless communication poses major challenges to reliable, self-organizing multihop networks. These non-ideal characteristics are more problematic ...
Alec Woo, Terence Tong, David E. Culler
ESWS
2008
Springer
13 years 11 months ago
Numeric reasoning in the Semantic Web
Abstract. The Semantic Web is an effort by the W3C to enable integration and sharing of information across different applications and organizations using annotations by means of on...
Chimène Fankam, Stéphane Jean, Guy P...