Sciweavers

2530 search results - page 199 / 506
» Dynamic topological logic
Sort
View
ATVA
2007
Springer
108views Hardware» more  ATVA 2007»
15 years 10 months ago
A New Approach to Bounded Model Checking for Branching Time Logics
Abstract. Bounded model checking (BMC) is a technique for overcoming the state explosion problem which has gained wide industrial acceptance. Bounded model checking is typically ap...
Rotem Oshman, Orna Grumberg
FPGA
2007
ACM
185views FPGA» more  FPGA 2007»
15 years 10 months ago
Power-aware FPGA logic synthesis using binary decision diagrams
Power consumption in field programmable gate arrays (FPGAs) has become an important issue as the FPGA market has grown to include mobile platforms. In this work we present a power...
Kevin Oo Tinmaung, David Howland, Russell Tessier
GLVLSI
2006
IEEE
145views VLSI» more  GLVLSI 2006»
15 years 10 months ago
Leakage current starved domino logic
A new circuit technique based on a single PMOS sleep transistor and a dual threshold voltage CMOS technology is proposed in this paper for simultaneously reducing subthreshold and...
Zhiyu Liu, Volkan Kursun
ISCC
2006
IEEE
202views Communications» more  ISCC 2006»
15 years 10 months ago
Fuzzy Logic Congestion Control in TCP/IP Tandem Networks
Network resource management and control is a complex problem that requires robust, possibly intelligent, control methodologies to obtain satisfactory performance. While many Activ...
Chrysostomos Chrysostomou, Andreas Pitsillides
AGI
2008
15 years 5 months ago
Temporal Action Logic for Question Answering in an Adventure Game
Inhabiting the complex and dynamic environments of modern computer games with autonomous agents capable of intelligent timely behaviour is a significant research challenge. We illu...
Martin Magnusson, Patrick Doherty