Sciweavers

234 search results - page 26 / 47
» Dynamically Reconfigurable Vision-Chip Architecture
Sort
View
EWSA
2005
Springer
14 years 4 months ago
Managing Dynamic Reconfiguration in Component-Based Systems
We propose a meta-framework called ‘Plastik’ which i) supports the specification and creation of runtime component-framework-based software systems and ii) facilitates and mana...
Thaís Vasconcelos Batista, Ackbar Joolia, G...
DAC
2002
ACM
14 years 12 months ago
Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
Tools and a design methodology have been developed to support partial run-time reconfiguration of FPGA logic on the Field Programmable Port Extender. High-speed Internet packet pr...
Edson L. Horta, John W. Lockwood, David E. Taylor,...
CF
2007
ACM
14 years 2 months ago
Reconfigurable hybrid interconnection for static and dynamic scientific applications
As we enter the era of petascale computing, system architects must plan for machines composed of tens or even hundreds of thousands of processors. Although fully connected network...
Shoaib Kamil, Ali Pinar, Daniel Gunter, Michael Li...
IPPS
2003
IEEE
14 years 4 months ago
Loop Dissevering: A Technique for Temporally Partitioning Loops in Dynamically Reconfigurable Computing Platforms
This paper presents a technique, called loop dissevering, to temporally partitioning any type of loop presented in programming languages. The technique can be used in the presence...
João M. P. Cardoso
PACS
2000
Springer
99views Hardware» more  PACS 2000»
14 years 2 months ago
Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors
Power dissipation is a major concern not only for portable systems, but also for high-performance systems. In the past, energy consumption and processor heating was reduced mainly...
Roberto Maro, Yu Bai, R. Iris Bahar