Sciweavers

333 search results - page 16 / 67
» EXACT: algorithm and hardware architecture for an improved A...
Sort
View
ASPDAC
2008
ACM
115views Hardware» more  ASPDAC 2008»
13 years 10 months ago
An optimal algorithm for sizing sequential circuits for industrial library based designs
In this paper, we propose an optimal gate sizing and clock skew optimization algorithm for globally sizing synchronous sequential circuits. The number of constraints and variables ...
Sanghamitra Roy, Yu Hen Hu, Charlie Chung-Ping Che...
TR
2010
131views Hardware» more  TR 2010»
13 years 3 months ago
A Memetic Algorithm for Multi-Level Redundancy Allocation
Redundancy allocation problems (RAPs) have attracted much attention for the past thirty years due to its wide applications in improving the reliability of various engineering syste...
Zai Wang, Ke Tang, Xin Yao
ASPDAC
2006
ACM
127views Hardware» more  ASPDAC 2006»
14 years 2 months ago
Memory size computation for multimedia processing applications
– In real-time multimedia processing systems a very large part of the power consumption is due to the data storage and data transfer. Moreover, the area cost is often largely dom...
Hongwei Zhu, Ilie I. Luican, Florin Balasa
ASPDAC
2009
ACM
92views Hardware» more  ASPDAC 2009»
14 years 3 months ago
Hybrid LZA: a near optimal implementation of the leading zero anticipator
The Leading Zero Anticipator (LZA) is one of the main components used in floating point addition. It tends to be on the critical path, so it has attracted the attention of many r...
Amit Verma, Ajay K. Verma, Philip Brisk, Paolo Ien...
ISCA
1994
IEEE
129views Hardware» more  ISCA 1994»
14 years 17 days ago
Impact of Sharing-Based Thread Placement on Multithreaded Architectures
Multithreaded architectures context switch between instruction streams to hide memory access latency. Although this improves processor utilization, it can increase cache interfere...
Radhika Thekkath, Susan J. Eggers