Sciweavers

137 search results - page 12 / 28
» Effect of Event Orderings on Memory Requirement in Parallel ...
Sort
View
WSC
1998
13 years 8 months ago
SEAMS: Simulation Environment for VHDL-AMS
VHDL-AMS is an Analog and Mixed-Signal extension to the Very High Speed Integrated Circuit Hardware Description Language (VHDL). With the standardization of VHDL-AMS, capable and ...
Peter Frey, Kathiresan Nellayappan, Vasudevan Sahn...
PLDI
1995
ACM
13 years 10 months ago
Improving Balanced Scheduling with Compiler Optimizations that Increase Instruction-Level Parallelism
Traditional list schedulers order instructions based on an optimistic estimate of the load latency imposed by the hardware and therefore cannot respond to variations in memory lat...
Jack L. Lo, Susan J. Eggers
WSC
2007
13 years 9 months ago
Modeling and simulation for customer driven manufacturing system design and operations planning
Agility, speed and flexibility in production networks are required in today's global competition in the flat world. The accuracy of order date delivery promises is a key elem...
Juhani Heilala, Jari Montonen, Arttu Salmela, Pasi...
WSC
2001
13 years 8 months ago
Using simulation to evaluate site traffic at an automobile truck plant
Recent trends in automotive manufacturing have increased the focus on the Just-In-Time (JIT) delivery of automotive components. By requiring smaller batches of parts delivered mor...
Joseph Hugan
PDPTA
1996
13 years 8 months ago
Stereo Vision and 3D Reconstruction on a Distributed Memory System
An important research topic in image processing is stereo vision. The objective is to compute a 3-dimensional representation of some scenery from two 2-dimensional digital images....
N. H. L. Kuijpers, G. Paar, Johan J. Lukkien