Sciweavers

51 search results - page 4 / 11
» Efficient Acceleration of Asymmetric Cryptography on Graphic...
Sort
View
SIGMOD
2003
ACM
190views Database» more  SIGMOD 2003»
14 years 7 months ago
Hardware Acceleration for Spatial Selections and Joins
Spatial database operations are typically performed in two steps. In the filtering step, indexes and the minimum bounding rectangles (MBRs) of the objects are used to quickly dete...
Chengyu Sun, Divyakant Agrawal, Amr El Abbadi
GRAPHICSINTERFACE
2004
13 years 9 months ago
A Hybrid Hardware-Accelerated Algorithm for High Quality Rendering of Visual Hulls
In this paper, a novel hybrid algorithm is presented for the fast construction and high-quality rendering of visual hulls. We combine the strengths of two complementary hardware-a...
Ming Li, Marcus A. Magnor, Hans-Peter Seidel
TC
2010
13 years 6 months ago
Network-on-Chip Hardware Accelerators for Biological Sequence Alignment
—The most pervasive compute operation carried out in almost all bioinformatics applications is pairwise sequence homology detection (or sequence alignment). Due to exponentially ...
Souradip Sarkar, Gaurav Ramesh Kulkarni, Partha Pr...
GRAPHICSINTERFACE
2004
13 years 9 months ago
Compressed Multisampling for Efficient Hardware Edge Antialiasing
Today's hardware graphics accelerators incorporate techniques to antialias edges and minimize geometry-related sampling artifacts. Two such techniques, brute force supersampl...
Philippe Beaudoin, Pierre Poulin
CGF
2005
99views more  CGF 2005»
13 years 7 months ago
N-Buffers for efficient depth map query
We introduce the N-buffer as a tool for multiresolution depth map representation. This neighborhood buffer encodes the value and position of local depth extrema at different scale...
Xavier Décoret