Sciweavers

1156 search results - page 173 / 232
» Efficient Barriers for Distributed Shared Memory Computers
Sort
View
PDP
2009
IEEE
14 years 2 months ago
High Throughput Intra-Node MPI Communication with Open-MX
Abstract—The increasing number of cores per node in highperformance computing requires an efficient intra-node MPI communication subsystem. Most existing MPI implementations rel...
Brice Goglin
IPPS
1999
IEEE
14 years 4 hour ago
NWCache: Optimizing Disk Accesses via an Optical Network/Write Cache Hybrid
In this paper we propose a simple extension to the I/O architecture of scalable multiprocessors that optimizes page swap-outs significantly. More specifically, we propose the use o...
Enrique V. Carrera, Ricardo Bianchini
LCPC
2007
Springer
14 years 1 months ago
Revisiting SIMD Programming
Massively parallel SIMD array architectures are making their way into embedded processors. In these architectures, a number of identical processing elements having small private st...
Anton Lokhmotov, Benedict R. Gaster, Alan Mycroft,...
PVM
2004
Springer
14 years 1 months ago
A Performance-Oriented Technique for Hybrid Application Development
In SMP clusters it is not always convenient to switch from pure message-passing code to hybrid software designs that exploit shared memory. This paper tackles the problem of restru...
Emilio Mancini, Massimiliano Rak, Roberto Torella,...
DATE
2010
IEEE
141views Hardware» more  DATE 2010»
14 years 24 days ago
Loosely Time-Triggered Architectures for Cyber-Physical Systems
Abstract—Cyber-Physical Systems require distributed architectures to support safety critical real-time control. Kopetz’ Time-Triggered Architectures (TTA) have been proposed as...
Albert Benveniste