2620 search results - page 370 / 524 » Efficient Hardware Voxelization |
116
click to vote
ASPDAC
2008
ACM
15 years 6 months ago
2008
ACM
In this paper, we propose an optimal gate sizing and clock skew optimization algorithm for globally sizing synchronous sequential circuits. The number of constraints and variables ...
139
click to vote
ASPDAC
2008
ACM
15 years 6 months ago
2008
ACM
- We present a topology synthesis method for high performance System-on-Chip (SoC) design. Our method provides an optimal topology of on-chip communication network for the given ba...
131
click to vote
ASPDAC
2008
ACM
15 years 6 months ago
2008
ACM
In this paper, we study the buffered clock tree synthesis problem under thermal variations for 3D IC technology. Our major contribution is the Balanced Skew Theorem, which provides...
141
click to vote
ASPDAC
2008
ACM
15 years 6 months ago
2008
ACM
In modern circuit design, it is difficult to provide reliable parametric yield prediction since the real distribution of process data is hard to measure. Most existing approaches ...
119
click to vote
ASPDAC
2008
ACM
15 years 6 months ago
2008
ACM
In this paper, we present the complete design and architectural details of MAIZEROUTER. MAIZEROUTER reflects a significant leap in progress over existing publicly available routing...