Sciweavers

2620 search results - page 435 / 524
» Efficient Hardware Voxelization
Sort
View
COMPSAC
2009
IEEE
15 years 11 months ago
The Design and Implementation of a Bare PC Email Server
— This paper presents the architecture, design and implementation of an email server that runs on a bare PC without an operating system or hard-disk. In addition to providing sta...
George H. Ford Jr., Ramesh K. Karne, Alexander L. ...
CSE
2009
IEEE
15 years 11 months ago
Fast Fusion of Medical Images Based on Bayesian Risk Minimization and Pixon Map
Fast fusion of multiple registered out-of-focus images is of great interest in medical imaging; for example, the thoracic cavity is always too bumpy to be focused on all parts at ...
Hongbo Zhou, Qiang Cheng, Mehdi Zargham
DFT
2009
IEEE
189views VLSI» more  DFT 2009»
15 years 11 months ago
Analyzing Formal Verification and Testing Efforts of Different Fault Tolerance Mechanisms
Pre-fabrication design verification and post-fabrication chip testing are two important stages in the product realization process. These two stages consume a large part of resourc...
Meng Zhang, Anita Lungu, Daniel J. Sorin
DFT
2009
IEEE
154views VLSI» more  DFT 2009»
15 years 11 months ago
Dual-Layer Cooperative Error Control for Reliable Nanoscale Networks-on-Chip
We propose a framework that allows dual-layer cooperative error control in a nanoscale network-on-chip (NoC), to simultaneously improve reliability, performance and energy efficie...
Qiaoyan Yu, Paul Ampadu
IPPS
2009
IEEE
15 years 10 months ago
Core-aware memory access scheduling schemes
Multi-core processors have changed the conventional hardware structure and require a rethinking of system scheduling and resource management to utilize them efficiently. However, ...
Zhibin Fang, Xian-He Sun, Yong Chen, Surendra Byna