Sciweavers

480 search results - page 90 / 96
» Efficient architectures through application clustering and a...
Sort
View
IEEEINTERACT
2003
IEEE
14 years 29 days ago
Procedure Cloning and Integration for Converting Parallelism from Coarse to Fine Grain
This paper introduces a method for improving program run-time performance by gathering work in an application and executing it efficiently in an integrated thread. Our methods ext...
Won So, Alexander G. Dean
AAAI
2004
13 years 9 months ago
High-Level Goal Recognition in a Wireless LAN
Plan recognition has traditionally been developed for logically encoded application domains with a focus on logical reasoning. In this paper, we present an integrated plan-recogni...
Jie Yin, Xiaoyong Chai, Qiang Yang
ICRA
2010
IEEE
114views Robotics» more  ICRA 2010»
13 years 6 months ago
A general information quality based approach for satisfying sensor constraints in multirobot tasks
— Many architectures have been proposed to solve tightly-coupled multirobot tasks (MT) through coalitions of heterogeneous robots. However, several issues remain unaddressed. As ...
Yu Zhang, Lynne E. Parker
HPDC
2010
IEEE
13 years 7 months ago
A GPU accelerated storage system
Massively multicore processors, like, for example, Graphics Processing Units (GPUs), provide, at a comparable price, a one order of magnitude higher peak performance than traditio...
Abdullah Gharaibeh, Samer Al-Kiswany, Sathish Gopa...
VLSISP
2011
358views Database» more  VLSISP 2011»
13 years 2 months ago
Accelerating Machine-Learning Algorithms on FPGAs using Pattern-Based Decomposition
Machine-learning algorithms are employed in a wide variety of applications to extract useful information from data sets, and many are known to suffer from superlinear increases in ...
Karthik Nagarajan, Brian Holland, Alan D. George, ...