Sciweavers

214 search results - page 11 / 43
» Efficient bump mapping hardware
Sort
View
GRAPHICSINTERFACE
2008
14 years 8 days ago
Layered variance shadow maps
Shadow maps are commonly used in real-time rendering, but they cannot be filtered linearly like standard color, resulting in severe aliasing. Variance shadow maps resolve this pro...
Andrew Lauritzen, Michael McCool
MICRO
2010
IEEE
149views Hardware» more  MICRO 2010»
13 years 8 months ago
ReMAP: A Reconfigurable Heterogeneous Multicore Architecture
This paper presents ReMAP, a reconfigurable architecture geared towards accelerating and parallelizing applications within a heterogeneous CMP. In ReMAP, threads share a common rec...
Matthew A. Watkins, David H. Albonesi
AHS
2006
IEEE
124views Hardware» more  AHS 2006»
14 years 4 months ago
Embedded Reconfigurable Array Fabrics for Efficient Implementation of Image Compression Techniques
The discrete wavelet Transform (DWT), as defined by the Image Compression Standard JPEG-2000, is one of the most time-consuming computations which cannot be efficiently executed o...
Sajid Baloch, Tughrul Arslan, Adrian Stoica
ASPDAC
2004
ACM
113views Hardware» more  ASPDAC 2004»
14 years 2 months ago
Area-minimal algorithm for LUT-based FPGA technology mapping with duplication-free restriction
- Minimum area is one of the important objectives in technology mapping for lookup table-based FPGAs. It has been proven that the problem is NP-complete. This paper presents a poly...
Chi-Chou Kao, Yen-Tai Lai
FPL
2009
Springer
105views Hardware» more  FPL 2009»
14 years 2 months ago
Run-time resource management in fault-tolerant network on reconfigurable chips
This paper investigates the challenges of run-time resource management in future coarse-grained network-onreconfigurable-chips (NoRCs). Run-time reconfiguration is a key feature e...
Mohammad Hosseinabady, José L. Nú&nt...