Sciweavers

1742 search results - page 138 / 349
» Embedded MPLS Architecture
Sort
View
IWSOC
2003
IEEE
97views Hardware» more  IWSOC 2003»
14 years 3 months ago
Evaluating Template-Based Instruction Compression on Transport Triggered Architectures
In embedded systems, memory is one of the most expensive resources. Due to this, program code size has turned out to be one of the most critical design constraints. Code compressi...
Jari Heikkinen, Tommi Rantanen, Andrea G. M. Cilio...
ASAP
2000
IEEE
184views Hardware» more  ASAP 2000»
14 years 3 months ago
Tradeoff Analysis and Architecture Design of a Hybrid Hardware/Software Sorter
Sorting long sequences of keys is a problem that occurs in many different applications. For embedded systems, a uniprocessor software solution is often not applicable due to the l...
Marcus Bednara, Oliver Beyer, Jürgen Teich, R...
DATE
2000
IEEE
132views Hardware» more  DATE 2000»
14 years 3 months ago
A Generic Architecture for On-Chip Packet-Switched Interconnections
This paper presents an architectural study of a scalable system-level interconnection template. We explain why the shared bus, which is today's dominant template, will not me...
Pierre Guerrier, Alain Greiner
ASPLOS
2000
ACM
14 years 3 months ago
System Architecture Directions for Networked Sensors
Technological progress in integrated, low-power, CMOS communication devices and sensors makes a rich design space of networked sensors viable. They can be deeply embedded in the p...
Jason L. Hill, Robert Szewczyk, Alec Woo, Seth Hol...
SIGOPSE
1998
ACM
14 years 2 months ago
MMLite: a highly componentized system architecture
MMLite is a modular system architecture that is suitable for a wide variety of hardware and applications. The system provides a selection of object-based components that are dynam...
Johannes Helander, Alessandro Forin