Sciweavers

1742 search results - page 42 / 349
» Embedded MPLS Architecture
Sort
View
DATE
2007
IEEE
99views Hardware» more  DATE 2007»
14 years 4 months ago
Very wide register: an asymmetric register file organization for low power embedded processors
In current embedded systems processors, multi-ported register files are one of the most power hungry parts of the processor, even when they are clustered. This paper presents a n...
Praveen Raghavan, Andy Lambrechts, Murali Jayapala...
AHS
2006
IEEE
124views Hardware» more  AHS 2006»
14 years 3 months ago
Embedded Reconfigurable Array Fabrics for Efficient Implementation of Image Compression Techniques
The discrete wavelet Transform (DWT), as defined by the Image Compression Standard JPEG-2000, is one of the most time-consuming computations which cannot be efficiently executed o...
Sajid Baloch, Tughrul Arslan, Adrian Stoica
SERA
2005
Springer
14 years 3 months ago
A Design and Test Technique for Embedded Software
In recent years, embedded systems have become so complex and the development time to market is required to be shorter than before. As embedded systems include more functions for n...
Byeongdo Kang, Young-Jik Kwon, Roger Y. Lee
EUROPAR
2001
Springer
14 years 2 months ago
Multiprocessor Clustering for Embedded Systems
Abstract. In this paper, we address two key trends in the synthesis of implementations for embedded multiprocessors — (1) the increasing importance of managing interprocessor com...
Vida Kianzad, Shuvra S. Bhattacharyya
HIPEAC
2005
Springer
14 years 3 months ago
A Single (Unified) Shader GPU Microarchitecture for Embedded Systems
We present and evaluate the TILA-rin GPU microarchitecture for embedded systems using the ATTILA GPU simulation framework. We use a trace from an execution of the Unreal Tournament...
Victor Moya Del Barrio, Carlos González, Jo...