Sciweavers

363 search results - page 55 / 73
» Enabling High Performance Data Transfer on Cluster Architect...
Sort
View
PVLDB
2008
105views more  PVLDB 2008»
15 years 3 months ago
Transaction time indexing with version compression
Immortal DB is a transaction time database system designed to enable high performance for temporal applications. It is built into a commercial database engine, Microsoft SQL Serve...
David B. Lomet, Mingsheng Hong, Rimma V. Nehme, Ru...
HPCA
2009
IEEE
16 years 4 months ago
Criticality-based optimizations for efficient load processing
Some instructions have more impact on processor performance than others. Identification of these critical instructions can be used to modify and improve instruction processing. Pr...
Samantika Subramaniam, Anne Bracy, Hong Wang 0003,...
TMC
2008
159views more  TMC 2008»
15 years 2 months ago
Protecting Location Privacy with Personalized k-Anonymity: Architecture and Algorithms
Continued advances in mobile networks and positioning technologies have created a strong market push for location-based applications. Examples include location-aware emergency resp...
Bugra Gedik, Ling Liu
ISCA
2009
IEEE
189views Hardware» more  ISCA 2009»
15 years 10 months ago
Hybrid cache architecture with disparate memory technologies
Caching techniques have been an efficient mechanism for mitigating the effects of the processor-memory speed gap. Traditional multi-level SRAM-based cache hierarchies, especially...
Xiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, Ra...
RTAS
2010
IEEE
15 years 2 months ago
DARTS: Techniques and Tools for Predictably Fast Memory Using Integrated Data Allocation and Real-Time Task Scheduling
—Hardware-managed caches introduce large amounts of timing variability, complicating real-time system design. One alternative is a memory system with scratchpad memories which im...
Sangyeol Kang, Alexander G. Dean