Sciweavers

451 search results - page 11 / 91
» Engineering Abstractions in Model Checking and Testing
Sort
View
ICCAD
2002
IEEE
142views Hardware» more  ICCAD 2002»
14 years 4 months ago
SAT and ATPG: Boolean engines for formal hardware verification
In this survey, we outline basic SAT- and ATPGprocedures as well as their applications in formal hardware verification. We attempt to give the reader a trace trough literature and...
Armin Biere, Wolfgang Kunz
JWE
2006
81views more  JWE 2006»
13 years 7 months ago
Extending Web Engineering Models and Tools for Automatic Usability Validation
gh abstract information is available. In the next step, we identify existing Web Engineering model properties which can be used to improve the checks, and propose further extension...
Richard Atterer, Albrecht Schmidt, Heinrich Hu&szl...
FOSSACS
2001
Springer
14 years 3 days ago
Model Checking CTL+ and FCTL is Hard
Abstract. Among the branching-time temporal logics used for the specification and verification of systems, CTL+ , FCTL and ECTL+ are the most notable logics for which the precise...
François Laroussinie, Nicolas Markey, Ph. S...
ISSTA
2009
ACM
14 years 9 days ago
Run-time conformance checking of mobile and distributed systems using executable models
This paper describes an approach for conformance testing of mobile and distributed systems. The approach is based on kiltera — a novel, high-level language supporting the descri...
Ahmad A. Saifan, Ernesto Posse, Jürgen Dingel
ISSTA
2004
ACM
14 years 1 months ago
Test input generation with java PathFinder
We show how model checking and symbolic execution can be used to generate test inputs to achieve structural coverage of code that manipulates complex data structures. We focus on ...
Willem Visser, Corina S. Pasareanu, Sarfraz Khursh...