Sciweavers

56 search results - page 4 / 12
» Enhancing test efficiency for delay fault testing using mult...
Sort
View
TCAD
2008
114views more  TCAD 2008»
13 years 7 months ago
Test-Quality/Cost Optimization Using Output-Deviation-Based Reordering of Test Patterns
At-speed functional testing, delay testing, and n-detection test sets are being used today to detect deep submicrometer defects. However, the resulting test data volumes are too hi...
Zhanglei Wang, Krishnendu Chakrabarty
ATS
2004
IEEE
109views Hardware» more  ATS 2004»
13 years 11 months ago
Reconfiguration for Enhanced ALternate Test (REALTest) of Analog Circuits
An efficient design for test methodology to increase the test yield of analog circuits is presented. It is assumed that the analog circuits are tested using alternate tests that r...
Ganesh Srinivasan, Shalabh Goyal, Abhijit Chatterj...
ASPDAC
2006
ACM
122views Hardware» more  ASPDAC 2006»
14 years 1 months ago
IEEE standard 1500 compatible interconnect diagnosis for delay and crosstalk faults
– We propose an interconnect diagnosis scheme based on Oscillation Ring test methodology for SOC design with heterogeneous cores. The target fault models are delay faults and cro...
Katherine Shu-Min Li, Yao-Wen Chang, Chauchin Su, ...
VTS
2008
IEEE
83views Hardware» more  VTS 2008»
14 years 2 months ago
LS-TDF: Low-Switching Transition Delay Fault Pattern Generation
— Higher chip densities and the push for higher performance have continued to drive design needs. Transition delay fault testing has become the preferred method for ensuring thes...
Jeremy Lee, Mohammad Tehranipoor
SIGPLAN
2002
13 years 7 months ago
Embedding built-in tests in hot spots of an object-oriented framework
: Object-oriented frameworks require thorough testing as they are intended to be reused repeatedly in developing numerous applications. Moreover, whenever a framework is extended f...
Taewoong Jeon, Hyonwoo Seung, Sungyoung Lee