Sciweavers

1534 search results - page 227 / 307
» Error Reporting Logic
Sort
View
CODES
2006
IEEE
14 years 4 months ago
Yield prediction for architecture exploration in nanometer technology nodes: : a model and case study for memory organizations
Process variability has a detrimental impact on the performance of memories and other system components, which can lead to parametric yield loss at the system level due to timing ...
Antonis Papanikolaou, T. Grabner, Miguel Miranda, ...
DATE
2006
IEEE
153views Hardware» more  DATE 2006»
14 years 4 months ago
Analyzing timing uncertainty in mesh-based clock architectures
Mesh architectures are used to distribute critical global signals on a chip, such as clock and power/ground. Redundancy created by mesh loops smooths out undesirable variations be...
Subodh M. Reddy, Gustavo R. Wilke, Rajeev Murgai
GLOBECOM
2006
IEEE
14 years 4 months ago
Receiver Directed Adaptation of Multicode CDMA Transmission for Frequency-Selective Rayleigh Fading Channels
— Future wireless communication systems require highly efficient use of radio parameters. Adaptability to changing environment conditions and to service application requirements ...
Armelle Wautier, Lionel Husson, Jacques Antoine
IJCNN
2006
IEEE
14 years 4 months ago
In Situ Training of CMOL CrossNets
—— Hybrid semiconductor/nanodevice (“CMOL”) technology may allow the implementation of digital and mixed-signal integrated circuits, including artificial neural networks (...
Jung Hoon Lee, Konstantin Likharev
SBCCI
2006
ACM
200views VLSI» more  SBCCI 2006»
14 years 4 months ago
A differential switched-capacitor amplifier with programmable gain and output offset voltage
The design of a low-power differential switched-capacitor amplifier for processing a fully-differential input signal coming from a pressure sensor interface is reported. The circu...
Fabio Lacerda, Stefano Pietri, Alfredo Olmos