1304 search results - page 103 / 261 » Evaluating Hardware Compilation Techniques |
122
click to vote
ICS
2003
Tsinghua U.
15 years 9 months ago
2003
Tsinghua U.
Cache behavior modeling is an important part of modern optimizing compilers. In this paper we present a method to estimate the number of cache misses, at compile time, using a mac...
105
click to vote
ISCAS
2003
IEEE
15 years 9 months ago
2003
IEEE
This paper presents a new family of architectures for multi-cycle area-efficient evaluation of elementary and composite functions, and an exploration of the design tradeoffs for i...
165
click to vote
RTAS
2010
IEEE
15 years 2 months ago
2010
IEEE
—Hardware-managed caches introduce large amounts of timing variability, complicating real-time system design. One alternative is a memory system with scratchpad memories which im...
143
click to vote
JSAT
2008
15 years 4 months ago
2008
We analyze, in this work, the performance of a recently introduced weighted Max-SAT solver, Clone, in the Max-SAT evaluation 2007. Clone utilizes a novel bound computation based o...
170
click to vote
LCTRTS
1999
Springer
15 years 8 months ago
1999
Springer
A Zero Overhead Loop Buffer (ZOLB) is an architectural feature that is commonly found in DSP processors. This buffer can be viewed as a compiler managed cache that contains a sequ...